资料下载
双锁相环精密合成器ad9578数据表
分享资料个
The AD9578 is a programmable synthesizer intended for jitter attenuation and asynchronous clocking applications in high performance telecommunications， networking， data storage， serializer/deserializer （SERDES）， and physical layer （PHY） applications. The device incorporates two low jitter PLLs that provide any frequency with precision better than 0.1 ppb， each with two separate output dividers， for a total of four programmable outputs， delivering maximum flexibility and jitter performance. Each output is independently programmable to provide frequencies of up to 919 MHz with 《410 fs typical rms jitter （12 kHz to 20 MHz） utilizing compact， low cost fundamental mode crystals （XTALs） that enable a robust supply chain. Using integer frequency synthesis， the AD9578 is capable of achieving rms jitter as low as 290 fs. The AD9578 is packaged with a factory programmed default power-on configuration. After power-on， all settings including output frequency are reconfigurable through a fast SPI. The AD9578 architecture permits it to be used as a numerically controlled oscillator （NCO）。 This allows the user to dynamically change the frequency using the fast SPI bus. FPGAs and other devices can take advantage of this function to implement digital PLLs with configurable loop bandwidths for jitter attenuation applications， precision disciplined clocks that lock to tight stability references， or digitally controlled precision timing applications， such as network timing and IEEE 1588 applications. The SPI bus can operate up to 50 MHz， enabling fast FPGA loops while multiple devices share the same bus. The AD9578 can also be used in multirate precision applications， such as broadcast video or OTN. HDL FPGA code for digital PLL applications is available from Analog Devices， Inc.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
