嗨,
是否有任何文档可以解释如何使用Xilinx PlanAhead合并EDK和ISE系统?
(我阅读了Xilinx EDK概念,工具和技术指南......)
关于Zynq-7000 SoC(在ZC702中),是否可以使用AXI BRAM控制器连接BRAM并使外部(带有EDK)的一个端口可以从外部访问(使用ISE)?
(这与microlaze处理器相当清楚......)谢谢。
正常
0
假
假
假
EN-US
X-NONE
X-NONE
Microsof
tinternetExplorer4
/ *风格定义* /
table.MsoNormalTable
{mso-style-name:“表正常”;
MSO的tstyle-rowband尺寸:0;
MSO的tstyle-colband尺寸:0;
MSO的风格noshow:是;
MSO的风格优先:99;
MSO的风格qformat:是的;
MSO的风格父母:“”;
mso-padding-alt:0 in 5.4pt 0in 5.4pt;
MSO的第利润率顶:0in;
MSO的第利润率右:0in;
MSO的对位余量底:10.0pt;
MSO的第利润率左:0in;
行高:115%;
MSO的分页:寡妇,孤儿;
字体大小:11.0pt;
FONT-FAMILY: “宋体”, “无衬线”;
MSO-ASCII-FONT-FAMILY:宋体;
MSO-ASCII的主题字体:小的拉丁;
mso-fareast-font-family:“Times New Roman”;
MSO的远东主题的字体:小调远东;
MSO的汉斯 - FONT-FAMILY:宋体;
MSO的汉斯 - 主题字体:小的拉丁;}
以上来自于谷歌翻译
以下为原文
Hi,
Is there any document available which explains
how to merge EDK and ISE systems using Xilinx PlanAhead? (I read Xilinx EDK Concepts, Tools, and Techniques Guide ...)
Regarding Zynq-7000 SoC (in ZC702), is it possible to
connect BRAM using AXI BRAM controller and make one port external (with EDK) which can be accessed externally (with ISE)?
(This is pretty clear with microblaze processor ...)
Thank you.