完善资料让更多小伙伴认识你，还能领取20积分哦， 立即完善>
3天内不再提示
|
你好，任何人：
我现在用两块Kintex超大规模FPGA开发单板。 我应该如何为两个FPGA供电？ 1）单一解决方案，一个DCDC稳压器供电两个FPGA的相同电源轨（如VCCINT）。 2）单独解决方案，两个DCDC稳压器为每个FPGA的电源轨供电（如VCCINT） 我应该选择哪一个？ 希望有些建议 非常感谢 以上来自于谷歌翻译 以下为原文 hello,any guys: i am now develping a single board with two Kintex ultrascale FPGAs. how should I power the two FPGAs? 1) single solution， one DCDC regulator power two FPGA‘s same power rail(such as VCCINT.) 2) separate solution，two DCDC regulator power power each FPGA’s power rail(such as VCCINT ) which one should I choose? Hope some suggestions thanks a lot 
0
|
|
相关推荐
6个回答
|
|
|
就面积和PDN滤波而言，单个DC-DC可能更有效。
如果您没有VCCINT的专用层，请确保您有足够的“正方形”到达每个FPGA，这样您就不会看到任何IR丢弃以进行分发。 在FPGA附近放置足够的大容量电容，并添加足够的0402 220nF电容用于高频去耦（不再是100nF，220s在同一封装中足够便宜）。 尽管如此，请保持VCCAUX和MGT功能分开。 那些铁轨上的噪音是你的敌人。 - 如果提供的信息有用，请将答案标记为“接受为解决方案”。给予您认为有用且回复的帖子。 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 A single DC-DC is probably more efficient in terms of area and PDN filtering. If you don't have a dedicated layer for VCCINT, make sure you have enough "squares" to get to each FPGA so you wouldn't see any IR drop for distribution. Put enough bulk caps near the FPGAs and add enough 0402 220nF caps for high frequency decoupling (not 100nF anymore 220s are cheap enough in the same package). Do keep VCCAUX and MGT powers separate though. Noise on those rails is your enemy. - Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented.View solution in original post |
|
|
|
|
|
对于两个较小的设备，这将是一个简单的呼叫 - 只需使用一个供应两者。
但是，您需要进行功率估算并考虑威廉希尔官方网站 板设计中的权衡，例如： 每个芯片是否有足够的功率使用两个电源以保持在合理的电源电流额定值范围内？ 芯片是否放置得足够远，两个电源是否有意义清理分离电源平面中的中间区域？ 在大多数设计中，您需要经历多个耗材。 通常您会发现I / O（Vcco）电源通常更好地共享，但通常内部电源（如Vccint和Vccaux以及MGT电源）通常会更好地分离。 - Gabor 以上来自于谷歌翻译 以下为原文 For two smaller devices, this would be an easy call - just use one supply for both. However you need to do a power estimate and think of trade-offs in the board design like: Does each chip draw enough power that it makes sense to use two supplies to keep within a reasonable supply current rating? Are the chips placed far enough from each other that two supplies make sense to clear up the intervening area in the split power plane? You'd need to go through this for multiple supplies in most designs. Usually you find that I/O (Vcco) supplies are generally better shared, but often internal supplies like Vccint and Vccaux and MGT power are often better split. -- Gabor |
|
|
|
|
|
就面积和PDN滤波而言，单个DC-DC可能更有效。
如果您没有VCCINT的专用层，请确保您有足够的“正方形”到达每个FPGA，这样您就不会看到任何IR丢弃以进行分发。 在FPGA附近放置足够的大容量电容，并添加足够的0402 220nF电容用于高频去耦（不再是100nF，220s在同一封装中足够便宜）。 尽管如此，请保持VCCAUX和MGT功能分开。 那些铁轨上的噪音是你的敌人。 - 如果提供的信息有用，请将答案标记为“接受为解决方案”。给予您认为有用且回复的帖子。 以上来自于谷歌翻译 以下为原文 A single DC-DC is probably more efficient in terms of area and PDN filtering. If you don't have a dedicated layer for VCCINT, make sure you have enough "squares" to get to each FPGA so you wouldn't see any IR drop for distribution. Put enough bulk caps near the FPGAs and add enough 0402 220nF caps for high frequency decoupling (not 100nF anymore 220s are cheap enough in the same package). Do keep VCCAUX and MGT powers separate though. Noise on those rails is your enemy. - Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. |
|
|
|
|
|
每个人都有自己的优点和缺点
我的想法是 - - “1）单一解决方案”可以节省BOM成本和板尺寸。 权衡是你的电源设计需要注意更多的电力和电力。 两个器件的散热问题和浪涌电流。 此外，您需要注意更好的过滤，以最大限度地减少其他设备的开关噪音影响。 2）如果BOM成本和威廉希尔官方网站 板尺寸对您的应用要求不是很重要，则单独的解决方案会更好。 _______________________________________________如果有助于解决您的查询，请将此帖子标记为“接受为解决方案”。 因此，它将有助于其他william hill官网 用户直接参考答案。如果您认为该信息有用且面向答复，请给予此帖子称赞。 以上来自于谷歌翻译 以下为原文 Each one has its own merits and demerits In my opinion--- "1) single solution" is OK with respect BOM cost and board size saving. The tradeoff is that your power supply design need to take care of more power & heat dissipation issues and inrush currents for both the devices. Also you need to take care of better filtering to minimize other device switching noise influence. 2) Separate solution is better if BOM cost and board size is not big matter for your application requirement. ________________________________________________ Please mark this post as an "Accept as solution" in case if it helped to resolve your query. So that it will help to other forum users to directly refer to the answer. Give kudos to this post in case if you think the information is useful and reply oriented. |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
只有小组成员才能发言，加入小组>>
2448 浏览 7 评论
2846 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办？
2308 浏览 9 评论
3390 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区？
2486 浏览 15 评论
有输入，但是LVDS_25的FPGA内部接收不到数据，为什么？
1770浏览 1评论
请问vc707的电源线是如何连接的，我这边可能出现了缺失元件的情况导致无法供电
623浏览 1评论
求一块XILINX开发板KC705，VC707，KC105和KCU1500
485浏览 1评论
2036浏览 0评论
760浏览 0评论
/5 
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 （威廉希尔官方网站 图） 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证：合字B2-20210191
工商网监
湘ICP备2023018690号
1596
评论
淘帖
2584
