FPGA|CPLD|ASICwilliam hill官网
直播中

tracy422

10年用户 6经验值
擅长:嵌入式技术 EDA/IC设计 处理器/DSP RF/无线
私信 关注
[经验]

NVIDIA招聘Sr. Physical Design Engineer

Hi ALL
now we are searching Sr physical Desigh Engineer position, SH/BJ/SZ; JD is follows, If you have interest, pls send your updated resume to

DESCRIPTION:
A senior rolein physical design for NVIDIA GPU and Mobile chips
Participate invarious aspects of physicaldesign, including full chip floor planning, power/clock distribution, timingoptimization, place &route, timing closure, power/signal integrity analysis, and physicalverification
Troubleshoot awide variety of design and flow complicated issues, and apply proactiveintervention
Collaboratewith RTL, DFT and Circuit designers to ensure the high quality of designimplementation and optimization
MINIMUMREQUIREMENTS:  
BS inEngineering or Science.
Power user ofEDA  tools from Synopsys (ICC/DC/PT/STAR-RC), Cadence (EDI/EPS) or Mentor(Olympus-SOC).
Experience inClock/Power Distribution, P&R,Timing closure,  RC Extraction, and verification on 40nm, or 28nmtechnology.
3+ years ofexperience in above areas.
PREFERRED:
MS inEngineering or Science.
Knowledge in20nm or FinFET technology, circuit design, and package design.
Experience inphysical verification tools from Synopsys (ICV/Mojave) or Mentor (Calibre).
Proficiency inPerl, TCL and Makefile scripts.
谢谢
Best Regards
Tracy Wu
APACStaffing Team

更多回帖

发帖
×
20
完善资料,
赚取积分