资料介绍
Table of Contents
AD9683 Evaluation Board, ADC-FMC Interposer & Xilinx ZC706 Reference Design
Introduction
The AD9683 is a 14-bit ADC with sampling speeds of up to 250 MSPS. It is designed to support communications applications where low cost, small size, wide bandwidth and versatility are desired. The ADC cores feature a multistage, differential pipelined architecture with integrated output error correction logic. This reference design includes the device data capture via the JESD204B serial interface and the SPI interface. The samples are written to the external DDR-DRAM on ZC706. It allows programming the device and monitoring it's internal registers via SPI.
Supported Devices
Supported Carriers
Quick Start Guide
The reference design zip file contains a bit file and a SDK elf file for a quick demonstration of the programming and data capture. All you need is the hardware and a PC running a UART terminal and the programmer (IMPACT).
Required Hardware
- ZC706 board
- AD9683-EBZ board & Power supply
- ADC FMC interposer board
- Signal/Clock generator (reference clock input, 250MHz)
- Signal generator (analog input, for data capture)
Required Software
- Xilinx ISE (Programmer (IMPACT) is sufficient for the demo and is available on Webpack).
- A UART terminal (Tera Term/Hyperterminal), Baud rate 115200.
Bit file
- Download the gzip file and extract the sw/cf_ad9683_ebz.bit file.
Board Modifications
Please do the following modifications on the AD9683 evaluation board.
- Remove R609
- Remove R610
- Remove R604
- Remove R601
- Remove U603
- Populate R607
- Populate R613
- Populate R615
Running Demo (SDK) Program
To begin make the following connections (see image below):
- Connect the AD9683-EBZ board to the FMC Interposer board
- Connect the interposer board to the FMC-HPC connector of ZC706 board
- Connect power to ZC706 and the AD9683-EBZ boards
- Connect two USB cables from the PC to the JTAG and UART USB connectors on ZC706
- Connect an external clock source 250MHz (5dBm) to AD9683-EBZ board's CLK+ SMA connector
- Connect signal generators to the AIN SMA connector
The quick start bit file configures the AD9683 for all test modes and verifies the captured data accordingly. After the hardware setup, turn the power on to the ZC706 and the AD9683-EBZ boards.
Start a UART terminal (set to 115200 baud rate), and program the device and run the elf file. The easiest thing to do would be to run the tcl script in the sw directory from a Xilinx command prompt (see below).
[/cygdrive/c/corefpga/xilinx/cf_ad9683_ebz_zc706]> xmd -tcl sw/cf_ad9683_ebz_zc706.tcl Xilinx Microprocessor Debugger (XMD) Engine Xilinx EDK 14.4 Build EDK_P.49d Copyright (c) 1995-2012 Xilinx, Inc. All rights reserved. Executing user script : sw/cf_ad9683_ebz_zc706.tcl Programming Bitstream -- sw/cf_ad9683_ebz_zc706.bit Fpga Programming Progress ............10.........20.........30.........40.........50.........60.........70.........80.........90.....Done Successfully downloaded bit file. JTAG chain configuration -------------------------------------------------- Device ID Code IR Length Part Name 1 4ba00477 4 Cortex-A9 2 03731093 6 XC7Z045 JTAG chain configuration -------------------------------------------------- Device ID Code IR Length Part Name 1 4ba00477 4 Cortex-A9 2 03731093 6 XC7Z045 -------------------------------------------------- Enabling extended memory access checks for Zynq. Writes to reserved memory are not permitted and reads return 0. To disable this feature, run "debugconfig -memory_access_check disable". -------------------------------------------------- CortexA9 Processor Configuration ------------------------------------- Version.............................0x00000003 User ID.............................0x00000000 No of PC Breakpoints................6 No of Addr/Data Watchpoints.........1 Connected to "arm" target. id = 64 Starting GDB server for "arm" target (id = 64) at TCP port no 1234 Info: Enabling level shifters and clearing fabric port resets Downloading Program -- sw/cf_ad9683_ebz_zc706.elf section, .text: 0x00100000-0x00105f37 section, .init: 0x00105f38-0x00105f4f section, .fini: 0x00105f50-0x00105f67 section, .rodata: 0x00105f68-0x001062cf section, .data: 0x001062d0-0x0010670b section, .eh_frame: 0x0010670c-0x0010670f section, .bss: 0x00106710-0x00106763 section, .mmu_tbl: 0x00106764-0x0010bfff section, .init_array: 0x0010c000-0x0010c007 section, .fini_array: 0x0010c008-0x0010c00b section, .heap: 0x0010c00c-0x0010c40f section, .stack: 0x0010c410-0x0010d80f Download Progress.10.20.30.40.50..60.70.80.90.Done Setting PC with Program Start Address 0x00100000 RUNNING> Disconnected from Target 64 Disconnected from Target 352 Processor started. Type "stop" to stop processor
If programming was successful, you should be seeing messages appear on the terminal as shown in figure below. After programming the AD9683, the program checks data capture on various test modes.
After patterns and prbs sequences are verified, if no errors are present, you may use the chipscope busplot to see the captured signal (see below). The ADC data is available on pins [15:0] of UNIT:1 of chipscope.
Using the reference design
The reference design is built on a microblaze based system parameterized for linux. The reference design consists of two pcores. The JESD204B core consists of the GTX units and the Xilinx JESD204B IP core. The AD9683 core consists of three functional modules, the ADC interface, a PN9/PN23 monitor and a DMA interface. The ADC interface captures and buffers data from the JESD204B core. The DMA interface then transfers the samples to the external DDR-DRAM. The capture is initiated by the software. The status of capture (overflow, over the range) are reported back to the software. The JESD204B core and AD9683 core has an AXI lite interface that allows control and monitoring of the capture process.
Registers
Please refer to the regmap.txt file in the pcores directory.
Good To Know
The PN9/PN23 sequences are not compatible with O.150. Please use the equations given in the reference design.
Downloads
FPGA Referece Designs:
- ZC706 (Source files) cf_ad9683_ebz_zc706_edk_14_4_2013_05_08.tar.gz
- ZC706 (Software files) cf_ad9683_ebz_zc706_sw_14_4_2013_05_08.tar.gz
Only Xilinx coregen xco files are provided with the reference design. You must regenerate the IP core files using this file. See generating Xilinx netlist/verilog files from xco files for details.
- Questions? Ask Help & Support.
Tar file contents
The tar file contains, in most cases, the following files and/or directories. To rebuild the reference design simply double click the XMP file and run the tool. To build SDK, select a workspace and use the C file to build the elf file. Please refer to Xilinx EDK documentation for details.
license.txt | ADI license & copyright information. |
system.mhs | MHS file. |
system.xmp | XMP file (use this file to build the reference design). |
data/ | UCF file and/or DDR MIG project files. |
docs/ | Documentation files (Please note that this wiki page is the documentation for the reference design). |
sw/ | Software (Xilinx SDK) & bit file(s). |
cf_lib/edk/pcores/ | Reference design core file(s) (Xilinx EDK). |
More information
- FMC插入器&Xilinx KC705参考设计
- AD7656-1 FMC-SDP转接器和评估板/Xilinx KC705参考设计
- AD7658-1 FMC-SDP转接器和评估板/Xilinx KC705参考设计
- FMC-Imageon Xilinx ML605参考设计
- AD9833 FMC-SDP转接器和评估板/Xilinx KC705参考设计
- AD9129评估板、DAC-FMC插入器和Xilinx ML-605参考设计
- AD9671评估板、ADC-FMC转接器和Xilinx KC705参考设计
- Zynq-7000全可编程SoC ZC706评估套件(ISE Design Suite 14.5)入门指南
- AD9250评估板、ADC-FMC转接器和Xilinx KC705参考设计
- AD9279评估板、ADC-FMC转接器和Xilinx ML605参考设计
- AD7960 Wiki:FMC卡和Xilinx参考设计
- AD9739A评估板、DAC-FMC插入器和Xilinx参考设计
- AD7961本地FMC卡和Xilinx参考设计
- AD9467评估板、ADC-FMC插入器和Xilinx参考设计
- AD9122评估板、DAC-FMC插入器和Xilinx ML-605参考设计
- GD32 MCU 入门教程】GD32 MCU 常见外设介绍(12)FMC 模块介绍 634次阅读
- 【GD32F470紫藤派开发板使用手册】第四讲 FMC-片内Flash擦写读实验 903次阅读
- ZC706千兆网测试(ZYNQ,FreeRTOS,Echo,lwIP,TCP,RGMII) 1561次阅读
- 通过EsDA工具和MPC-ZC1平台实现串口MQTT服务器 962次阅读
- Xilinx FPGA的FMC介绍 5643次阅读
- digilent FMC Pcam适配器介绍 2731次阅读
- 2.5 GSPS高性能数模转换器——AD9739A DAC 4675次阅读
- 关于FPGA的FMC接口的详细介绍 1.1w次阅读
- 基于Xilinx reVISION Stack Demo双摄像头采集图像 3309次阅读
- 基于QEMU系统模拟器Xilinx/QEMU的运行与调试 8887次阅读
- 基于FPGA 的FMC 接口应用实例 1w次阅读
- stm32案例分享之使D-CACHE时FMC外设运行不正常原因 1w次阅读
- 如何灵活配置开发板的GT参考时钟 3112次阅读
- MAX706s_MAX706SESA_MAX706TESA_MAX706PA中文资料PDF英文Datasheet数据手册 5135次阅读
- FMC+标准将嵌入式设计推到全新的高度 1945次阅读
下载排行
本周
- 1电子威廉希尔官方网站 原理第七版PDF电子教材免费下载
- 0.00 MB | 1491次下载 | 免费
- 2单片机典型实例介绍
- 18.19 MB | 95次下载 | 1 积分
- 3S7-200PLC编程实例详细资料
- 1.17 MB | 27次下载 | 1 积分
- 4笔记本电脑主板的元件识别和讲解说明
- 4.28 MB | 18次下载 | 4 积分
- 5开关电源原理及各功能威廉希尔官方网站 详解
- 0.38 MB | 11次下载 | 免费
- 6100W短波放大威廉希尔官方网站 图
- 0.05 MB | 4次下载 | 3 积分
- 7基于单片机和 SG3525的程控开关电源设计
- 0.23 MB | 4次下载 | 免费
- 8基于AT89C2051/4051单片机编程器的实验
- 0.11 MB | 4次下载 | 免费
本月
- 1OrCAD10.5下载OrCAD10.5中文版软件
- 0.00 MB | 234313次下载 | 免费
- 2PADS 9.0 2009最新版 -下载
- 0.00 MB | 66304次下载 | 免费
- 3protel99下载protel99软件下载(中文版)
- 0.00 MB | 51209次下载 | 免费
- 4LabView 8.0 专业版下载 (3CD完整版)
- 0.00 MB | 51043次下载 | 免费
- 5555集成威廉希尔官方网站 应用800例(新编版)
- 0.00 MB | 33562次下载 | 免费
- 6接口威廉希尔官方网站 图大全
- 未知 | 30320次下载 | 免费
- 7Multisim 10下载Multisim 10 中文版
- 0.00 MB | 28588次下载 | 免费
- 8开关电源设计实例指南
- 未知 | 21539次下载 | 免费
总榜
- 1matlab软件下载入口
- 未知 | 935053次下载 | 免费
- 2protel99se软件下载(可英文版转中文版)
- 78.1 MB | 537793次下载 | 免费
- 3MATLAB 7.1 下载 (含软件介绍)
- 未知 | 420026次下载 | 免费
- 4OrCAD10.5下载OrCAD10.5中文版软件
- 0.00 MB | 234313次下载 | 免费
- 5Altium DXP2002下载入口
- 未知 | 233046次下载 | 免费
- 6威廉希尔官方网站 仿真软件multisim 10.0免费下载
- 340992 | 191183次下载 | 免费
- 7十天学会AVR单片机与C语言视频教程 下载
- 158M | 183277次下载 | 免费
- 8proe5.0野火版下载(中文版免费下载)
- 未知 | 138039次下载 | 免费
评论
查看更多