完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
嗨@ kpkricha,
你可以参考这些文件: 有关详细信息,请参见摘要或整个文档:http://www.xilinx.com/support/documentation/user_guides/ug472_7Series_Clocking.pdf http://www.xilinx.com/support/documentation/user_guides/ug471_7Series_SelectIO.pdf -------------------------------------------------- -------------------------------------------------- ------------------ 如果解决了您的查询,请接受解决方案,如果帖子有用,请给予赞誉 谢谢,Nupur ----------------------------------------------- --------------------------------------------- Google在发布之前提问 。 如果某人的帖子回答了您的问题,请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(点击星标)。 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 Hi @kpkricha, You can refer to these documents: Page 22 has a summary, or the whole document for details: http://www.xilinx.com/support/documentation/user_guides/ug472_7Series_Clocking.pdf http://www.xilinx.com/support/documentation/user_guides/ug471_7Series_SelectIO.pdf ---------------------------------------------------------------------------------------------------------------------- Accept as solution if it resolved your query, give kudos if post is helpful Thanks, Nupur -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (click on the star mark).View solution in original post |
|
|
|
嗨@ kpkricha,
你可以参考这些文件: 有关详细信息,请参见摘要或整个文档:http://www.xilinx.com/support/documentation/user_guides/ug472_7Series_Clocking.pdf http://www.xilinx.com/support/documentation/user_guides/ug471_7Series_SelectIO.pdf -------------------------------------------------- -------------------------------------------------- ------------------ 如果解决了您的查询,请接受解决方案,如果帖子有用,请给予赞誉 谢谢,Nupur ----------------------------------------------- --------------------------------------------- Google在发布之前提问 。 如果某人的帖子回答了您的问题,请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(点击星标)。 以上来自于谷歌翻译 以下为原文 Hi @kpkricha, You can refer to these documents: Page 22 has a summary, or the whole document for details: http://www.xilinx.com/support/documentation/user_guides/ug472_7Series_Clocking.pdf http://www.xilinx.com/support/documentation/user_guides/ug471_7Series_SelectIO.pdf ---------------------------------------------------------------------------------------------------------------------- Accept as solution if it resolved your query, give kudos if post is helpful Thanks, Nupur -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (click on the star mark). |
|
|
|
谢谢,我会通过他们,如果我有任何问题,他们会回来!
以上来自于谷歌翻译 以下为原文 Thanks, I will go through them and will come back if I have any questions! |
|
|
|
@kpkricha任何人都可以给我一个文件,在那里我可以看到哪些连接对FPGA上的哪些组件有效?
- >你在找什么? 你在谈论什么联系? 时钟? 你在寻找原始人吗? 也请参阅本指南, http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/7series_hdl.pdf 包含: •此体系结构中支持的设计元素列表,按功能类别组织。•每个可用原语的描述。 -Pratham ------------------------------------------------ ----------------------------------------------请注意 - 请 如果提供的信息有用,请将答案标记为“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢K- -------------------------------------------------- ----------------------- 以上来自于谷歌翻译 以下为原文 @kpkricha Can anyone point me to a document where I can see which connections are valid for which components on FPGA? --> What are you looking for? What connection are you talking about? clocking? are you looking for primitives? Refer this guide as well, http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/7series_hdl.pdf Contains: • A list of design elements supported in this architecture, organized by functional categories. • Descriptions of each available primitive. -Pratham ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- |
|
|
|
只有小组成员才能发言,加入小组>>
2448 浏览 7 评论
2846 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2310 浏览 9 评论
3391 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2486 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1792浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
624浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
486浏览 1评论
2037浏览 0评论
763浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2025-1-14 00:48 , Processed in 1.349354 second(s), Total 51, Slave 45 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (威廉希尔官方网站 图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号